Renesas Electronics /R7FA6M4AF /IIC0 /ICMR3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as ICMR3

7 43 0 0 00 0 0 0 0 0 0 0 0 (00)NF0 (0)ACKBR 0 (0)ACKBT 0 (0)ACKWP 0 (0)RDRFS 0 (0)WAIT 0 (0)SMBS

RDRFS=0, SMBS=0, ACKBR=0, NF=00, ACKWP=0, WAIT=0, ACKBT=0

Description

I2C Bus Mode Register 3

Fields

NF

Noise Filter Stage Select

0 (00): Filter out noise of up to 1 IIC-phi cycle (single-stage filter)

1 (01): Filter out noise of up to 2 IIC-phi cycles (2-stage filter)

2 (10): Filter out noise of up to 3 IIC-phi cycles (3-stage filter)

3 (11): Filter out noise of up to 4 IIC-phi cycles (4-stage filter)

ACKBR

Receive Acknowledge

0 (0): 0 received as the acknowledge bit (ACK reception)

1 (1): 1 received as the acknowledge bit (NACK reception)

ACKBT

Transmit Acknowledge

0 (0): Send 0 as the acknowledge bit (ACK transmission)

1 (1): Send 1 as the acknowledge bit (NACK transmission)

ACKWP

ACKBT Write Protect

0 (0): Write protect ACKBT bit

1 (1): Write enable ACKBT bit

RDRFS

RDRF Flag Set Timing Select

0 (0): Set the RDRF flag on the rising edge of the 9th SCL clock cycle. The SCLn line is not held low on the falling edge of the 8th clock cycle.

1 (1): Set the RDRF flag on the rising edge of the 8th SCL clock cycle. The SCLn line is held low on the falling edge of the 8th clock cycle.

WAIT

Low-hold is released by reading ICDRR.

0 (0): No wait (The SCLn line is not held low during the period between the 9th clock cycle and the 1st clock cycle.)

1 (1): Wait (The SCLn line is held low during the period between the 9th clock cycle and the 1st clock cycle.)

SMBS

SMBus/I2C Bus Select

0 (0): Select I2C Bus

1 (1): Select SMBus

Links

() ()